![de2 board dsp builder de2 board dsp builder](https://i.pinimg.com/originals/b1/8b/48/b18b484c630303d85da537a59632a11e.jpg)
![de2 board dsp builder de2 board dsp builder](https://i.pinimg.com/originals/f2/47/19/f24719ceb3fac88676ceeddaf36310bd.jpg)
Numbers of these works were specialized in designing the controllers for different application, and were aim to get better control responses, FPGA are two dimensional arrays of logic blocks and flip-flops with an electrically programmable interconnection between logic blocks. Several researchers discussed the design of hardware systems. The term field Programmable highlights the customizing of the IC by the user, rather than by the foundry manufacturing the FPGA. Provided with the DE2 board features the Quartus® II WebįPGA becomes one of the most successful of today’s technologies for developing the systems which require a real time operation. Keywords- I 2C bus controller, Quartus II, ModelSim, Codec, Virtual Sound fetcher. Clock module is design to generate different clock requirem ent for the controller. DACLRC (alignment clock) and BCLK (synchronization clock) is used to fetch the dat a on DACDAT this dat a can be use for any sound application. DACDAT is the formatted digit al audio data stream with left and right channels multiplexed toget her. After the codec digitalizes the input it put the digital data on digital audio interface, to fetch the data on DACDAT of codec form digital audio interface DSP mode of operation of codec is used in the design. I2C bus controller modifies internal settings of Codec, de-mute the microphone input, boost the microphone volume, and change the default sound path (so that the microphone is given priority over other inputs).
![de2 board dsp builder de2 board dsp builder](https://www.design-reuse.com/news_img/20031028_altera2.gif)
The FPGA communicates with the W olfson via the I2C (Inter-Integrated Circuit) protocol using two pins: 'SDIN' (the data line), and 'SCLK' (the bus clock). Three modules have been created in the design: the I2C bus controller, virtual sound fetcher, and the clock module.
![de2 board dsp builder de2 board dsp builder](https://www.intel.com/content/dam/altera-www/global/en_US/documentation/hco1423077212985/hco1423076523800.png)
Altera Quartus II 9.0 sp2 web Edition is used for the synthesis of the VHDL logic on FPGA and ModelSim- Altera 6.5b (Quartus II 9.1) Starter Edition is used for the simulation of VHDL logic. A controller was designed using VHDL language, which performs the two operations: I2C protocol operation to drive the W olfson Codec W M8731, sound fetching from W olfson Codec WM8731 to FPGA in DSP m ode. This paper presents an experimental design and implementation of the controller using the specification given by the Philips for I2C protocol & DSP mode of operation of CODEC on cyclone-II EP2C35F72C6 FPGA in Altera DE2 board. In order to implement the any speech application in Alt era DE2 board a controller is designed to control the CODEC and acquire the digital dat a from it. Khan, A.P.Thakare, S.M.Gulhane A BSTRACT - The trend in hardware design is towards implementing a complet e system, intended for various applications, on a single chip. International Journal of Scientific & Engineering Research, Volume 1, Issue 2, November-2010 1įPGA-Based Design of Controller for Sound Fetching from Codec Using Altera DE2 Board A.R.M. FPGA-Based Design of Controller for Sound Fetching from Codec Using Altera DE2 Board